

August 1977

Jeing the Intellines

Using the Intel 8085 Serial I/O Lines

	1
MCS Family Members	
CRT INTERFACE	3
Hardware Interface	
OUTPUT ROUTINEINPUT ROUTINETIMING ANALYSISBAUD RATE IDENTIFICATION ROUTINE	6 6
CASSETTE RECORDER INTERFACE	8
Hardware Design	
OUTPUT ROUTINE	
ADDITIONAL COMMENTS	12
APPENDIX	13

INTRODUCTION

This application note is intended to acquaint the reader with the Intel® MCS-85 family, and to explain how to use one of its key features, a direct serial data link between the CPU and the outside world. Two design examples will be provided: a versatile method for direct communications between the CPU and a CRT or other peripheral at any rate from 110 to 9600 baud, and a magnetic tape interface system which allows programs and data to be stored or loaded using a cheap audio cassette recorder. Both examples use software routines to replace extensive external hardware and to provide additional flexibility.

MCS Family Members

The MCS-85 family consists of the new 8085 N-channel, 8-bit microprocessor (Figure 1) and a variety of parts which provide memory, input/output, timing, and peripheral control capability.




Figure 1. 8085 Pinout Diagram

In many respects the 8085 can be thought of as simply a hardware refinement of the extremely popular Intel® 8080 processor, which was introduced in 1973. It is 100% software-compatible with its predecessor. In addition to being 50% faster, many of the external timing and control functions needed by the 8080A have been integrated into the 8085 (such as the 8224 Clock

Generator and the 8228 System Controller), thus reducing the system part count. Additional features include four additional maskable and non-maskable interrupt pins, increased drive capability, and two new input and output lines. These pins, called SID and SOD, provide a serial I/O data link with the CPU. The 8085 uses a standard 40-pin DIP package.

All members of the MCS-85 family require a single 5-volt power supply, greatly reducing system overhead. Several components combine a number of system functions (e.g., ROM and I/O), allowing a complete, useful microcomputer system to be assembled with as few as three integrated circuits, as shown in Figure 2. For example, the 8155 and 8156 RAM/IO/TIMER chips each contain 256 8-bit bytes of program or data storage, three programmable I/O ports, and a 14-bit timer/counter.

Since the internal architecture and instruction set of the 8085 is an extension of that of the 8080, all software written for the 8080 - including compilers, assemblers, and individual applications programs – will run without modification on the new processor. In fact, the complete upward compatibility of the MCS-85 system means that applications designed around the 8080 can be converted to using the 8085 at minimal cost, requiring little hardware redesign or program modification. An engineer already familiar with the 8080 will not need to learn a new architecture or mnemonics. Companies now using Intel's extensive line of design, development, and debugging tools can augment their systems with a series of 8085 support products (such as the SDK-85, ICE-85, and SBC boards) which are compatible with their present mainframe and peripherals.

Additional 8085 Instructions

The additional hardware features of the 8085 (handling multiple-level maskable interrupts and serial I/O) are supported with two new instructions. RIM (machine code 20H) is used to read the current status of the three interrupt masks into the accumulator. Additional bits are set to show what interrupts (if any) are pending, and the logical state of the SID input pin (pin 5). The complement of RIM is SIM (machine code 30H), which has a dual function depending on the current accumulator contents. If bits 3 or 4 of the accumulator are a logical one, SIM can be used to change the three

interrupt masks; if bit 6=1, SIM can set the SOD output (pin 4). The two functions of the SIM instruction operate independently. (If, at this point, the acronyms RIM, SIM, SID, and SOD are starting to blur in your mind, try to remember their roots instead: Read Interrupt Mask, Set Interrupt Mask, Serial Input Data, and Serial Output Data. Don't worry; of the other four ordered permutations of R&S, I&O, and M&D, only ROM is used elsewhere in this note, and then only in its traditional sense.)




Figure 2. 8085 Minimum System

A detailed explanation of the accumulator contents after and before RIM and SIM is given in Figure 3. The I/O pins both function with respect to positive logic: a "1" in the accumulator corresponds to a high voltage level, "0" to a level near ground. The SID and SOD lines are electrically compatible with normal TTL logic levels. (For full electrical specifications, the reader should consult the MCS-85 User's Manual.) If A₆ is "0" prior to executing SIM, SOD will remain unchanged, regardless of the state of A7. After a Reset, SOD will be low. It should be noted that RIM does not affect the Sign Flag; in order to make a conditional jump based on the Serial Input Data state, a three instruction sequence should be used, such as shown in Examples 1 and 2. When serial data is to be assembled into a parallel word, a sequence such as in Example 3 can be used, which shifts the contents of register pair HL one bit to the left and appends the input data bit.




Figure 3. Effect of RIM and SIM Instructions

This note does not concern itself with the interrupt mask manipulation also made possible with RIM and SIM; for a full understanding of the interrupt capabilities of the 8085, see the User's Manual. To use SIM for altering the SOD state without fear of interfering with the interrupt mask status, one need only make sure that bits 3 and 4 of the accumulator are set to zero first.

```
EMAMPLE 1:
yyy
PIM
                 : READ SID LEVEL
999
                 :SET SIGN FLAG IF A7≈1
JN
        LAREL
                 ; JUMP IF SID WAS HIGH.
yyy
                 : \ ELSE CONTINUE.
EXAMPLE 3:
XXX
PIM
                  : READ SID
                  : MOVE 87 INTO CY
PAL
         SERVICE : CALL SERVICE ROUTINE
CNC
                  ;\ IF SID WAS LOW.
                  : \ THEN CONTINUE.
XXX
EXAMPLE 3:
XXX
                  : READ SID DATA BIT
RIM
RAL
                  : MOVE DATA INTO CY
MOV
         A.L
RAL
                  ; ROTATE DATA INTO L
         LAR
MOV
MOA
         A.H
                  ; ROTATE OVERFLOW
RAL
MOV
         H_{\ell}H_{\ell}
                  H OTHL /:
XXX
                  CONTINUE
```

On the following pages, examples are given showing two possible uses of the SID and SOD lines. The main purpose of these examples is not to give the reader a design after which he could model his own system — though, of course, this might be the case — but rather to illustrate the hardware and software interfaces and techniques necessary to implement a typical working subsystem.

CRT INTERFACE

Most microprocessor systems require some sort of serial communications. This may be selected for reasons of economy (to reduce the number of interconnections required in a distributed system), or it may be necessary in order to communicate with such common peripherals as CRT's or teletypewriters.

These peripherals all use a standard convention for transmitting serial ASCII code. Each data byte is transmitted as a series of 10 or 11 bits. The uniform time per bit corresponds to the data transmission rate. For example, if the transmission rate is to be 2400 baud (2400 bits per second), each bit time must be 1/2400 bps = $416.7 \mu sec/bit$. The standard 10-bit sequence consists of a logically

zero "Start" bit, 8 data bits (least significant bit first), and one or more stop bits (logic 1). An 11-bit sequence with two stop bits is used for 110 baud TTY's. The logic one level continues until the start bit of the next byte to ensure that each 10-bit sequence is initiated with a one-to-zero transition. The 8 bits transferred might be raw binary data or alphanumeric characters using the standard ASCII code. In this case, the most significant bit – the last data bit transmitted — will depend on the parity convention being used. This sequence is illustrated for the ASCII "space" character in Figure 4.




Figure 4. ASCII Space Character

The algorithm for receiving serial code involves sampling the incoming data at the middle of each bit time. The eight sampled values are shifted into a serial byte corresponding to the data originally transmitted. The one-to-zero transition at the beginning of each byte makes it possible to synchronize the sampling points relative to the start of each data sequence.

Hardware Interface

In general, any serial communications system will require both hardware and software interfaces. Since the SOD line can drive only one TTL load, additional current and voltage buffering is required to be compatible with the RS-232C interface standard used by most peripherals. A schematic for achieving this buffering is shown in Figure 5. The MC1488 and MC1489 circuits interface positive logic TTL signals with the RS-232 high voltage inverted logic levels.

Software Package

The software needed to drive the CRT interface is divided into three parts. All three use software timing and delay loops, with fixed and variable parameters. In conjunction, they are able to identify incoming signals at any rate from below 110 to over 9600 baud and respond at the same rate.




Figure 5. RS-232C Interface Schematic

Upon power-up or reset, or when the console device baud rate is changed, the baud rate identification subroutine (BRID) is called. This routine waits until an ASCII space character (20H) is received from the console. (Any other character will result in a case of mistaken identification.) When a space character is received, two time parameters are computed which correspond to the bit time and one-half the bit time of the baud rate being used. These are stored as variables BITTIME and HALFBIT. To output a character to the console, the character code is placed in register C, and the subroutine COUT is called. This routine uses BITTIME as a parameter for the software delay loop which determines the baud rate. To accept a character from the keyboard, CIN is called. CIN returns after the next key is typed, with the corresponding character code in register C. CIN uses both parameters BITTIME and HALFBIT.

Since COUT and CIN use time parameters computed by BRID, they will function at a rate the same as that of the initial space character input. Because of the nature of the software, the rate does not depend on the CPU clock frequency. This

results in additional flexibility in the following respects:

- The software does not need to be modified if the 8085 crystal frequency is changed or Wait states are added.
- 2. Since the time base is no longer critical, the quartz crystal could be replaced by a less expensive RC network, provided the frequency does not drift by more than a few percent during a session. Additional drift can be accommodated by periodically recalling the BRID routine.
- Communication is possible at non-standard baud rates which relaxes the constraints on system peripherals.

It should be noted, though, that slowing down the CPU clock will decrease its throughput proportionately. In addition, it will degrade the maximum resolution of the delay loops, with the result that the highest baud rates may no longer be achievable.

A more detailed analysis of the CRT interface routines will be presented in the order of increasing complexity: COUT, CIN, and BRID. Since SID and SOD are ideal for many applications which involve critical I/O timing, the timing techniques used here may be of interest to software designers. Accordingly, the mathematical derivation of the timing parameters is included in this analysis, as well as a justification for the BRID algorithm. The algebra involved might be a bit too tedious for designers unconcerned with generating software delays. If so, they (and other bored readers) have the freedom of choice to skip over the sections they find objectionable.

OUTPUT ROUTINE

It would seem natural to write data in the standard format in three stages: output a zero start bit, then the 8 data bits (using a loop sequence), then the stop bits. Each stage would incorporate its own appropriate delay and output sections, leading to unnecessary duplication. Instead, the code below executes the same main loop 11 times. Its bit manipulation routine inherently results in the correct data sequence being formed. It accomplishes this by using the carry and C register as a 9-bit pseudo-circular shift register. Initially CY=0. The algorithm outputs CY, waits one bit time, sets CY=1, and then rotates the pseudo-register right one bit. This repeats for 11 cycles. On the tenth and all subsequent loops, the output bit will be a logical one, since that bit had been set nine loops earlier while in the CY (see Figure 6).

When COUT is called the registers to be used must be preserved and interrupts disabled so the timing loop will not be disrupted. Clear the CY in preparation for outputting the start bit, and set the loop counter for 11 bits (if 110 baud will never be used, the counter could be set to 10):

Output of the contents of the CY:

The numbers in brackets indicate how many macine cycles are required for each instruction. They will be referred to in the timing analysis section.




Figure 6. Data Serialization Algorithm

Get stuck in a loop for the appropriate time (don't worry for now how "BITTIME" is determined):

	LHLD	BITTIME	(16)
002	DOR	L	(0)
	JNZ	002	$\langle \{b \rangle$
	DOR	Н	(\mathfrak{g})
	JNZ	002	(6)

Rotate the contents of register C right into the CY, while moving a one into the left end. Continue until all bits have been transmitted:

STC		(4)
MOV	A/C	(4)
PAR		<40
MOV	C. A	(40
DOR	₽	(4)
JN2	001	(10)

Restore processor status and return:

POP H POP B EI RET

INPUT ROUTINE

The console input routine uses the opposite procedure; instead of moving a bit from register C to the CY, then to A_7 , then to SOD, CIN loads a bit from SID into A_7 , then moves it to CY, then into register C.

First, set up the CPU as before:

CIN: PUSH H DI MVI B.9

When a start bit transition arrives, the first sampling should not be taken until the middle of the first data bit, one and one-half bit times after the transition. Await the start bit transition, then set up the delay parameter for one-half bit time:

CI1: RIM (4)
ORA A (4)
JM CI1 (7)
LHLD HALFBIT (16)

Loop for one-half bit time before starting to sample data:

CI2: DCR L (D)

JNZ CI2 (D)

DCR H (D)

JNZ CI2 (D)

Wait until the middle of the next bit before sampling SID, then move the data bit into CY:

CI3:	LHLD	BITTIME	<16>
CI4:	DOR	L	(0)
	JNZ	CI4	(D)
	DOR	Н	(0)
	JNZ	014	(0)
	RIM		⟨4⟩
	9 <u>6</u> L		(4)

Decrement the bit counter. If this is the ninth cycle, the 8 data bits are in register C, so quit (the first stop bit will already have been received, and be in CY):

DCR 8 (4) JZ CI5 (7) Otherwise, continue. Rotate the data bit right into register C, and repeat the cycle:

MOA	A, C	(4)
RAR		⟨4⟩
MOY	C. R	(4)
NOP		⟨4⟩
JMP	613	⟨10⟩

(A NOP is needed to make the COUT and CIN loops exactly equal in number of machine cycles, so that each can use the same delay parameter.) Restore status and return.

TIMING ANALYSIS

COUT and CIN now need to be provided with parameters for BITTIME and HALFBIT. It can be seen from the above code that each routine uses 61 + D machine cycles per input or output bit, where D is the number of cycles spent in either four line delay segment. If $\langle H \rangle$ and $\langle L \rangle$ are the contents of the H and L registers going into this section of code, then:

$$D = 22 + (\langle L \rangle - 1) \times 14 + (\langle H \rangle - 1) \times [(255 \times 14) + 25]$$
 (1)

If
$$\langle H \rangle' \equiv \langle H \rangle - 1$$
, $\langle L \rangle' \equiv \langle L \rangle - 1$, and $\langle H L \rangle' \equiv 256 \langle H \rangle' + \langle L \rangle'$ (2)

then

$$D = 22 + 14 \langle L \rangle' + 3595 \langle H \rangle'$$
 (3)

This can be approximated by:

$$D = 22 + 14 \langle HL \rangle' \tag{4}$$

This approximation is exact for $\langle H \rangle' = 0$; otherwise, it is accurate to within 0.3%. Thus each loop of COUT or CIN uses a total of:

$$C = 61 + D = 83 + 14 \langle HL \rangle'$$
 machine cycles (5)

Each machine cycle uses two crystal cycles in the 8085, so the resulting data rate is:

$$B = \frac{\text{cycle frequency}}{C}$$

$$= \frac{\text{(crystal frequency)} \div 2}{83 + 14 \, \langle \text{HL} \rangle'}$$
(6)

For a typical calculation, see Example 4.

EXAMPLE 4

To produce 2400 baud with the standard 6.144 MHz crystal:

$$2400 = \frac{(6.144 \times 10^{6}) \div 2}{83 + 14 \langle HL \rangle'}$$

$$14 \langle HL \rangle' = \left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83$$

$$\langle HL \rangle' = \left[\left(\frac{6.144 \times 10^{6} \div 2}{2400}\right) - 83\right]$$

$$\div 14 = 85.5 \cong 86$$

$$\langle HL \rangle' = 86_{10} = 0056H$$

$$\langle HL \rangle = 0157H = BITTIME$$

To determine the true data rate this parameter will produce, substitute into equation (6):

Date Rate =
$$\frac{6.144 \times 10^6 \div 2}{83 + 14(86)}$$

= 2387 baud, which is 0.54% slow.

For 9600 baud, the same calculations will yield $\langle HL \rangle$ = 17, which is actually 0.3% slow; a sizzling 19200 baud or 38400 baud could each be generated to within 5% if $\langle HL \rangle$ = 6 or 0! Table 1 presents the parameters for several standard baud rates.

Notice that the resolution of the delay algorithm — the difference between bit times resulting from parameters which differ by one — is 14 machine cycles. As a result, the true bit delay produced can always manage to be within $\pm 2.3~\mu$ sec of the delay

desired. This guarantees that at rates up to 9600 baud, where each bit time is at least 104 μ sec wide, some value of BITTIME can be found which will be accurate to within 2.2%.

BAUD RATE IDENTIFICATION ROUTINE

The function of BRID is to compute the appropriate parameters BITTIME and HALFBIT. It accomplishes this by observing the data pattern received when the space bar is pressed on the console device. Since a space character has the ASCII code 20H = 00100000B, the pattern represented back in Figure 4 is transmitted. Notice that the initial zero level is 6 bits wide. Suppose it could be determined that this corresponds to M machine cycles. Then one bit would correspond to (M÷6) machine cycles. The reason for dividing down a space several bits long is so that any distortion caused by the signal rise and fall times, or any lack of precision in detecting the two transitions, will be reduced by a factor of six. Since the bit period of COUT and CIN is 83 + 14 (HL), BRID must generate a value (HL) such that:

$$M \div 6 = 83 + 14 \langle HL \rangle' \tag{7}$$

$$\langle HL \rangle' = \frac{(M \div 6) - 83}{14} \tag{8}$$

$$\langle HL \rangle' = \frac{M}{84} - 6 \text{ (approximately)}$$
 (9)

This value can be determined by setting register pair HL to -6, then incrementing it once every 84 machine cycles during the period that the incom-

Table 1

DELAY PARAMETERS FOR STANDARD BAND RATES USING 6.144 MHz CRYSTAL

TARGET BAUD RATE	〈HL〉 ₁₀ (See Text)	〈HL〉 ₁₆ (See Text)	⟨HL⟩ or BITTIME (See Text)	HALFBIT	ACTUAL BAUD RATE PRODUCED	% ERROR
110	1989	07C5	08C6	04E3	109.99	-0.006
150	1457	05B1	06B2	03D9	149.99	-0.005
300	726	02D6	03D7	026C	299.80	-0.068
600	360	0168	0269	01A5	599.65	-0.059
1200	177	00B1	01B2	0159	1199.5	-0.039
2400	86	0056	0157	012C	2386.9	-0.547
4800	40	0028	0129	0115	4777.6	-0.469
9600	17	0011	0112	0109	9570.1	-0.312
19200	6	0006	0107	0104	18395.2	-4.37

ing signal is zero. BITTIME is then obtained by individually incrementing registers H and L. To obtain HALFBIT, divide the value of (HL) determined above by two before incrementing each register.

In order to implement this algorithm, set HL to -6, verify that the incoming signal is a logic one, then wait for the start bit transition.

BRID: ΜAΙ A. 000H SIM LXI Η. −€Η BRI1: RIM ORA JР BRI1 BPI2: RIM 088 Ĥ PR12 JM

Increment register pair HL, then delay so that each cycle will require 84 machine cycles:

BRI3: INX H (6) MVI E,04H (7) BRI4: DCR E (53) JNZ BRI4 (7)

Check if SID is still low. If so, repeat:

PIM (4)

ORA A (4)

JP BRI3 (10)

Otherwise continue. Store HL temporarily for the HALFBIT calculation. Obtain and store BITTIME:

PUSH H
INR H
INR L
SHLD BITTIME

Restore HL, calculate HALFBIT, and return:

POP Н ORA А MOV H, H RAR MOV. H, A VOM A.L RAR LΑ MOY Н INR INF Ĺ SHLD HALFBIT RET

The assembled listings for these subroutines, along with a simple test program, is presented in the Appendix.

CASSETTE RECORDER INTERFACE

There are many situations where data has to be transmitted through a non-ideal medium. To give three typical examples, a system with electrically isolated elements might require that signals be AC coupled, communications through an audio network (such as telephone or radio) are greatly bandwidth limited, and some applications (such as a distributed network in an industrial environment) must tolerate random electrical noise. Attempting to record data on a cheap cassette recorder (the one used for this note cost \$17.00) will reveal all of these shortcomings, plus one: The tape speed fluctuates significantly and varies as the batteries run down, hence the data rate is inconsistent.

The recording scheme used here makes very few demands on the transmission medium. It makes no attempt to transmit DC voltage levels. Instead, data is transmitted by a series of variable length tone bursts. The dominant frequency of the tone used can be selected to be within the passband of the particular medium. Data is transmitted with each bit composed of a tone burst followed by a pause. The first third of a bit period is always a tone burst, the middle third is either a tone burst continuous with the first or a pause corresponding to, respectively, a one or zero, and the final third is always a pause, as shown in Figure 7. Thus, data is distinguished by the burst/pause ratio.

Hardware Design

These tone bursts are obtained from the 8085 SOD line, using analog signal conditioning to eliminate the DC component of the waveform. (This low frequency component is due to the single-ended nature of the SOD line: it's deviations from ground are all positive, which unbalances the capacitive input stage of the recorder.) A suggested interface circuit is shown in Figure 8, using one LM324 quad op amp and a few standard value discrete components which should be available in even a digital design laboratory. On playback, analog circuitry is again used to detect the presence of a tone burst. In Figure 8, A2 buffers the incoming signal, and A3 inverts it. The peaks of these two signals are transmitted through D1 or D2 and are filtered by an RC network. Comparator A4 then squares up the output and produces the logic signal read

by the SID pin. Since the op amps are powered by the single 5-volt supply, a 2.0-volt reference level is obtained from a resistive voltage divider. The waveforms present at several points in the circuit are shown in Figure 9.

Software

The algorithm for reading a data bit off the tape is simple and straightforward: If the tone burst is longer than the pause, the bit is a one. Otherwise, it is a zero. Since only the time ratio is considered, any variation in tape speed will not affect the data determination.

VOLUME CONTROL

A question that arises with any audio cassette interface is how to set the volume control. (Recording level is usually determined internally.) When the playback level is correct, the logic signal output from A4 will have either a one-third or two-thirds duty cycle. This can be readily observed with an oscilloscope. In the field, an old-fashioned mechanical-type voltmeter could be connected to the A4 output, and the volume adjusted until the meter needle hovered somewhere between 1/3 and 2/3 the high level output voltage. With random data, the reading would be about 2 volts. There will be a fairly wide range of acceptable volume settings. (Since the quivering meter needle is being used here for inertial signal averaging, a digital voltmeter would not be very helpful in this application.)



Figure 7. Tape Interface Data Recording Scheme




Figure 8. One Chip Magnetic Tape Interface Schematic




Figure 9. Analog Signal Waveforms

After the CRT software analysis, the tape routines are almost trivial. TAPEO is a subroutine for outputting the contents of register C to a cassette recorder. TAPEIN reads 8 bits into register C.

OUTPUT ROUTINE

TAPEO calls a subroutine named BURST three times for each bit. If A₆ (the SOD enable bit) is set when BURST is called, a square-wave tone burst will be transmitted. If A₆ is not set, BURST simply delays for exactly the same amount of time before returning. The three calls are used to, respectively, output the initial burst, output the data burst/space, and create the space at the end of each bit. Nine bits will be output: the eight data bits (LSB first) followed by a zero bit. The start of the initial burst of the trailing zero is needed to mark the end of the final space of the preceding data bit.

Start each bit by outputting a tone burst:

TAPEO: MVI B.9
TO1: MVI B.0C0H
CALL BURST

Rotate register C through CY:

Move CY to the SOD enable bit position, A_6 . Simultaneously set A_7 to one, and clear all other bits. Output a tone burst or space, depending on the previous contents of CY:

Clear the accumulator, and output a space:

Keep cycling until the full 9-bit sequence is finished:

The BURST subroutine executes the SIM instruction CYCNO times, at intervals of $29 + 14 \, \langle \text{HALFCYC} \rangle$ machine cycles. In between each SIM, bit A_7 is complemented. CYCNO should be an even number. If A_6 is set upon calling BURST a square-wave will be created. Otherwise, the same code sequence is followed but SOD does not change — thus a space results.

BURST:	MVI	D. CYCNO	⟨₹⟩
801	SIM		⟨4⟩
	MVI	E, HALFCYC	(7)
802:	DOR	Ε	⟨4⟩
	JNZ	802	$\langle 7/40 \rangle$
	ΧRΙ	80H	(7)
	00R	Ð	(4)
	JNZ	801	<7/10>
	RET		<10>

INPUT ROUTINE

TAPEIN uses a subroutine called BITIN to move the data at the SID pin into the CY. The maximum rate at which SID is read is limited by a delay loop in BITIN.

Initialize the bit counter and the register D, which will keep track of the tone burst time. If a tone

burst is being received when TAPEIN is called, wait until the burst is over:

TAPEIN:	MVI	B.8
	MVI	D, 99H
TI1	CALL	BITIN
	JC	TI1
	CALL	BITIN
	<i>J</i> C	TI1

(Throughout this subroutine, a level transition is recognized only after it has been read once initially and then verified on the next reading. This provides some degree of software noise immunity.) Now await the start of the next burst:

The next burst has now arrived. Keep reading the SID pin, decrementing register D (thus making it more negative), each cycle until the pause is detected:

Now continue reading the SID pin, incrementing the D register (back towards zero), each cycle until the next burst is received:

Now, if the burst lasted longer than the space, D was not incremented all the way back to zero; it is still negative. If the space was longer, D was incremented up through zero; it is now positive. In other words, the sign bit of D will now correspond to the data bit that would lead to each of these results. Move the sign bit into the CY, then rotate it into register C:

MOV	A, D
RAL	
110%	\mathbf{R}_{ℓ} 0
RAR	
MOV	€. A
MAT	0.006

Continue until the last bit has been received:

(Notice that the first half of this subroutine is incorporated in the second half. In fact, the assembled listing included in the Appendix makes use of this fact to eliminate 24 bytes of duplicated code.)

BITIN waits a short time in order to regulate the sampling rate, then reads SID and moves the data bit into the CY:

BITIN:	MWI	E, CKRATE	⟨₹⟩
BI1:	DOR	E	(4)
	JNZ	BI1	₹7/10>
	PIM		(4)
	RAL		<4>>
	RET		<100

The tone burst frequency and duration, and the TAPEIN sampling rate are determined by HALFCYC, CYCNO, and CKRATE. Tables 2 and 3 give typical values.

Table 2

EXAMPLE COMBINATIONS OF HALFCYC AND CYCNO.

ALL VALUES IN DECIMAL

APPROXIMATE	CORRESPONDING	F	RESUL	TING DA	ATA RATE
TONE FREQUENCY	HALFCYC VALUE	8 4	20 10	100 50	CYCNO CYC/BURST
500 Hz	217	42	17	3.3	bp.
1 kHz	108	83	33	6.6	bp.
2 kHz	53	166	66	13	bps
5 kHz	20	414	166	33	bp ₅
10 kHz	9	826	330	66	bps

Table 3

MAXIMUM SAMPLING RATES
FOR VARIOUS VALUES OF
CKRATE

CKRATE VALUE	SAMPLING RATE (INCLUDING CALL & RET)
1	17.6 μsec
20	104 μsec
80	378 μsec
250	1.14 msec

The Appendix also includes a simple block record routine utilizing TAPEO. Before calling BLKRCD, HL must be set to the start of the desired block, and the recorder turned on manually. Successive bytes will be recorded until the end of that page, i.e., until L is incremented to zero. The playback routine requires presetting HL to the target address and turning on the recorder before PLAYBK is called. These routines incorporate a long tone burst before each data block to allow a recorder with Automatic Gain Control to stabilize before the data starts.

ADDITIONAL COMMENTS

The two design examples given so far were built up using an SDK-85 System Design Kit. Both hardware interfaces were wire-wrapped on the ample breadboarding area provided on the board. The connections between SID and SOD and the on-board TTY interface were broken, so as not to affect the 8085 I/O electrical characteristics.

The CRT interface was tested with a Beehive Mini-Bee II Terminal in the full duplex mode at each of its 14 possible transmission rates, from 110 to 9600 baud. It was also checked out at 19200 baud using a Beehive B-100 terminal. In addition, the software was exercised using an SBC 80/20 system as a variable baud rate character generator and receiver.

An additional advantage to having software selectable communications rates is that it would be possible to communicate with several system periperals, each at its own preferred rate, without having to duplicate hardware. For example, the addition of a single 7408 AND gate and an output port (such as on the 8155) would make it possible to use the same two RS-232 circuits to interface with up to seven I/O devices (see Figure 10). Three of the MC1488 drivers have Enable inputs which can be controlled by the output port. One AND gate can be used to buffer the SOD line and drive the MC1488 Data inputs. The rest of the 7408 can be configured as a four input AND gate. This would act as an inverted logic OR gate to reduce the four MC1489 receiver outputs to a single line, which could be read by the SID. This assumes that only one input device (CRT, PTR) at a time will be used (which is usually the case in a non-time shared, interactive application), and that the unused devices are transmitting a logic one level (which should also be the case).




Figure 10. Interfacing 8085 to Multiple Peripherals

The software needed to support additional peripherals would be simple and straightforward. A routine intended to dump a section of memory to a paper tape punch, for example, would first have to store BITTIME and HALFBIT somewhere (perhaps on stack), load the variables with new parameters corresponding to the paper tape punch rate, and then write a bit pattern to the output port which would disable the console driver and enable the punch (and perhaps a typewriter). After the dump was over, the original time parameters and driver status would be restored.

As explained before, the BRID routine computed rate parameters based on the fact that an ASCII "space" character resulted in a zero level 6 bits long. Conceivably, some obscure peripherals might produce a transient between successive zero bits. (This might be the case, for example, if the signal was produced by mechanical rather than electronic means.) If so, the BRID algorithm used here probably would not work reliably. Once the two time parameters were identified, though, COUT and CIN could still be used. An alternate algorithm for baud rate identification would require a table in ROM (note the fifth and final R/S-I/O-M/D permutation). This table would contain a list of delay parameters corresponding to the standard transmis-

sion rates, as computed for the selected crystal frequency. Initialization would require the operator to hit a specific key several times (usually the "U" key, which generates a pattern of alternating ones and zeros). The identification routine would attempt to "read" this pattern at each baud rate, in turn, until finding the rate at which the read was successful.

The cassette recorder used to develop the tape interface was a Lloyd's push-button model which cost \$17 in 1972. Empirical testing has indicated that for this application, the quality of the cassette recorder is less critical than the quality of the tape itself. In other words, some 33¢ cassettes were not very reliable, even when used with more expensive recorders.

When using a cassette at the beginning of a side, allow the tape to run for about 10 seconds until the leader has passed before starting to write data. Otherwise, data will be lost to the leader.

Depending on the recorder quality, the tone burst frequency and duration can be optimized for higher data rates by modifying HALFCYC and CYCNO. If so, CKRATE should also be reduced, so that between about 10 and 80 data samplings are made during a single (one-third width) tone burst. At greatly increased frequencies, some of the

components in the analog interface might also be modified.

The two simple routines for recording and playing back blocks of data were intended to illustrate one way of using TAPEIN and TAPEO, and therefore do not contain any provisions for error detection or correction. Depending on the nature of a particular application, these routines could be augmented with parity bit or checksum comparison, or an error correcting code technique.

Funny things happen when recording and playing back a page of RAM which includes the subroutine stack. Eventually, PLAYBK will start writing over the data at the top of the stack, destroying the subroutine traceback sequence. The next RET instruction will then cause a jump to a place where you'd rather not be.

The printout reproduced in the Appendix includes the assembled listings for the CRT and magnetic tape interfaces discussed in this application note. The object code produced was programmed into an 8755 EPROM, which was installed in the expansion PROM socket of the SDK-85 board. Some very minor differences exist between this listing and the code segments presented earlier, which were written for maximum clarity.

APPENDIX

ISIS-II 8080/8085 ASSEMBLER, V1.0 MODULE

PAGE 1

LOC OBJ

SEQ

SOURCE STATEMENT

0 \$ MOD85 TITLE(19085 SERIAL I/O NOTE APPENDIX1)

LOC	08J	SEQ	SOURCE ST	ATEMENT	
		1 2; 3; 4; 5; 6; 7; 8; 9; 10;	IN INTEL SERIAL I INTERFAC SECTION TAPES. AND MIGH	CORPERA 170 LINES SE WITH A IS A MAG THE CODE	NUTOMATIC BAUD RATE IDENTIFICATION; THE SECOND NETIC TAPE INTERFACE FOR STORING DATA ON CASSETTE PRESENTED HERE IS ORIGINED AT LOCATION 800H, TOF AN EXPANSION PROM IN AN INTEL SDK-85
		12			
2008		13 BITTIME	EQU .		ADDRESS OF STORAGE FOR COMPUTED BIT DELAY
200A		14 HALFBI	r EQU	200AH	: ADDRESS OF STORAGE FOR HALF BIT DELAY
999B		15 BITS0	EQU	11	;DATA BITS PUT OUT (INCLUDING TWO STOP BITS)
0009		16 BITSI 17	EQU	9	; DATA BITS TO BE RECIEVED (INCLUDING ONE STOP BIT)
0800		18 19	ORG	809H	; STARTING ADDRESS OF SDK-85 EXPANSION PROM
		20 ; CRTTS' 21 ; 22 ; 23 ; 24 ;	THE SYST MESSAGE ON THE 1	TEM CONSC THERE DISPLAY 1	ST. WHEN CALLED, AWAITS THE SPACE BAR BEING PRESSED ON DLE, AND THEN RESPONDS WITH A DATA RATE VERIFICATION AFTER, CHARACTERS TYPED ON THE KEYBOARD ARE ECHOED FUBE. WHEN A BREAK KEY IS TYPED, THE ROUTINE IS DWING A DIFFERENT BAUD RATE TO BE SELECTED ON THE CRT.
aoaa	310020	25 CRTTST		SP, 2000	
	3EC020	26 CRT1:	MAI		; SOD MUST BE HIGH BETWEEN CHARACTERS
0805 0805		27	SIM	10.00011	7500 NOST BE HIGH BETTEEN STRINGS EN
	CD1A08	28	CALL	BRID	; IDENTIFY DATA RATE USED BY TERMINAL
	CD4708	29	CALL		OUTPUT SIGNON MESSAGE AT RATE DETECTED
	CD8A08	20 30 ECHO:	CALL	CIN	READ NEXT KEYSTROKE INTO REGISTER C
989F		31	MOY	8. C	THE REIT REITHORE INTO RESTRICT
0810		32	ORA	A	; CHECK IF CHARACTER WAS A (BREAK) (ASCII 00H)
	CA0308	33	JZ	CRT1	F SO, RE-IDENTIFY DATA RATE
0011	0110300	34	0 L	ONTE	THIS ALLOWS ANOTHER RATE TO BE SELECTED ON CRT
9914	CD6908	35	CALL	COUT	OTHERWISE COPY REGISTER C TO THE SCREEN
	030008	36	JMP	ECHO	CONTINUE INDEFINITELY (UNTIL BREAK)
901	0,50000	37	0111	225	
		38 ; BRID	BAUD RA	TE IDENT	IFICATION SUBROUTINE
		39 ;			(ASCII 20H) TO BE RECIEVED FROM THE CONSOLE.
		40 ;			HE INITIAL ZERO LEVEL (SIX BITS WIDE) IS MEASURED
		41 ;			ERMINE THE DATA RATE FOR FUTURE COMMUNICATIONS.
981A	20	42 BRID:	RIM		; VERIFY THAT THE "ONE" LEVEL HAS BEEN ESTABLISHED
0818		43	ORA	e	AS THE CRT IS POWERING UP
	F21A08	44	JP	BRID	, , , , <u>, , , , , , , , , , , , , , , </u>
981F		45 BPI1:	RIM	21122	; MONITOR SID LINE STATUS
0820		46	ORA	A	
	FR1F08	47	JM	BRI1	; LOOP UNTIL START BIT IS RECIEVED
	21FAFF	48	LXI	H6	BIAS COUNTER USED IN DETERMINING ZERO DURATION
	1E04	49 BRI3:	MVI	E, 94H	
Ø829		50 BRI4:	DCR	E	:53 MACHINE CYCLE DELAY LOOP
	1 022908	51	JNZ	BRI4	
9820		52	INX	Н	; INCREMENT COUNTER EVERY 84 CYCLES WHILE SID IS LOW
082E		53	RIM		

ISIS-II	8080/8085 A	SSEMB	LER, V1.	0	MODULE	PAGE 3
8095 SE	RIAL I/O NOT	E APP	ENDIX			
L00	0BJ	SEQ	9	SOURCE S	TATEMENT	
082F	B7	54		ORA	A	
	F22708	55		JP	BRI3	
		56				; <hl> NOW CORRESPONDS TO INCOMING DATA RATE</hl>
08 33	E5	57		PUSH	Н	SAVE COUNT FOR HALFBIT TIME COMPUTATION
0834	24	58		INR	~H	BITTIME IS DETERMINED BY INCREMENTING
0 835	20	59		INR	L	;∖ H AND L INDIVIDUALLY
0836	220820	60		SHLD	BITTIME	
08 39	E1	61		POP	H	RESTORE COUNT FOR HALFBIT DETERMINATION
083A	87	62		ORA	A	; CLEAR CARRY
9838	70	63		MOA	A. H	ROTATE RIGHT EXTENDED (HL)
0 830		64		RAR		AN TO DIVIDE COUNT BY 2
083 D	67	65		MOV	H/ B	
083E		66		MOA	R.L	
083F		67		RAR		
0840		68		MOA	L≀A	
9841		69		INR		; PUT H AND L IN PROPER FORMAT FOR DELAY
9842		70		INR		;\ SEGMENTS (INCREMENT EACH)
	220A20	71		SHLD	HHLFBIT	SAVE AS HALF-BIT TIME DELAY PARAMETER
0 846	C9	72		RET		
		73	C TONON	UBYTEC	0.5100.00	A MESSOOF TO THE ORT OF HIGH CHOILD BE THE CORRECT BOYE
						N MESSAGE TO THE CRT AT WHAT SHOULD BE THE CORRECT RATE.
0047	045500	75 76				IS UNINTELLIGIBLE WELL, SO IT GOES.
	215508		SIGNON:			; LOAD START OF SIGN-ON MESSAGE
084A			51 :	M09		GET NEXT CHARACTER
984B		78 79		XRA opo		CLEAR ACCUMULATOR
0840 0840		7.7 80		ORA RZ		CHECK IF CHARACTER IS END OF STRING RETURN IF SIGN-ON COMPLETE
	CD6988	81		CALL		: ELSE OUTPUT CHARACTER TO CRT
9851		82		INX		; INDEX POINTER
	C34A08	83		JMP		; ECHO NEXT CHARACTER
2000	034/100	84		V111	21	/ CONSTITUTE:
0855	a n	_	STRNG:	98	арн. аан	; (ORX(LF)
985 6		00	517045.		0010 0111	y condition
	42415544	86		DB.	1BAUD RE	RTE_CHECK/
	20524154			•	21,722	
	45204348					
0963	45434B					
0365	0 D	87		DB	00H, 0AH	; (OR)(LF)
0867	0A					
9868	99	88		08	00H	;END-OF-STRING ESCAPE CODE
		89				
		98	; COUT			SUBROUTINE
		91		WRITES	THE CONTI	ENTS OF THE C REGISTER TO THE ORT DISPLAY SCREEN
0869			COUT:	DI	_	
086A		93		PUSH	B	
986B		94		PUSH	H	CET NUMBER OF CITY TO BE TOUR
	060B	95 26		MVI	_	SET NUMBER OF BITS TO BE TRANSMITTED
086E		96	004	XRA	8	CLEAR CARRY
	3E80		001:	MVI DOD	A, 80H	SET WHAT WILL BECOME SOD ENABLE BIT
9871 9972		98		RAR		; MOVE CARRY INTO SOD DATA BIT OF ACC
0872 0977	38 2AC828	99 100		SIM LHLD	EITTIME	; OUTPUT DATA BIT TO SOD
9876			002:	DOR	FILLINE	WAIT UNTIL APPROPRIATE TIME HAS PASSED
						The first same table the the the

ICIC_11_0000 /000E	OCCUMPLED I			
ISIS-II 8080/8085 8085 SERIAL I/O N		/1. U	MODULE	PAGE 4
LOC OBJ	SE0	SOURCE	STATEMENT	
0877 C276 0 8	102	JNZ	000	
087A 25	103	DOR	002 H	
087B C27608	104	JNZ	002	
087E 37	105	STC	COZ	.CET 1810T NULL ENEWTHOLIS PRODUCT O CTOP BYT
087F 79	106	MOV	0.0	SET WHAT WILL EVENTUALLY BECOME A STOP BIT
0880 1F	107		ፁር	ROTATE CHARACTER RIGHT ONE BIT,
0881 4F	108	RAR	0.0	IN MOVING NEXT DATA BIT INTO CARRY
0882 0 5	100	MOV NOD	C. A	. PURCY IF CHOROCTER YOUR STOR DITYONS BOWE
0883 C26F08	110	DOR JNZ	8 001	CHECK IF CHARACTER (AND STOP BIT(S)) DONE
0886 E1	111	P0P		FIF NOT, OUTPUT CURRENT CARRY
0887 C1	112		H H	RESTORE STATUS AND RETURN
0888 FB		POP ET	5	
0 889 C9	113	EI		
0007 07	114	RET		
	115 445 - 010	coucou	TAIGHT CH	DOUTING HOLLS FOR A RELETRONG ONE
	116 ; CIN			BROUTINE WAITS FOR A KEYSTROKE AND
0000 53	117 :		o MIIH S I	BITS IN REG C.
088A F3	118 CIN:	DI	.,	
083B E5	119	PUSH	H	
088C 0609	120	MVI	B) BITSI	; DATA BITS TO BE READ (LAST RETURNED IN CY)
088E 20	121 CI1:	PIM	_	HAIT FOR SYNC BIT TRANSITION
088F B7	122	ORA	A	
0890 FA8E08	123	JM	CI1	
089 3 2ACA20	124	LHLD	HALFBIT	
0895 2D	125 CI2:	DCR		HAIT UNTIL MIDDLE OF START BIT
089 7 C29608	126	JNZ	CI2	
089A 25	127	DCR	H	
0898 029608	128	JNZ	CI2	
089E 2AC820	129 CI3:	LHLD	BITTIME	WAIT OUT BIT TIME
08A1 2D	139 CI4:	DCR	L	
08A2 C2A108	131	JNZ	CI4	
08A5 25	132	DCR	Н	
08A 6 C2 A 108	13 3	JNZ	CI4	
08A9 20	134	RIM		CHECK SID LINE LEVEL
08AA 17	135	RAL		DATA BIT IN CY
08AB 05	136	DCR	В	DETERMINE IF THIS IS FIRST STOP BIT
08AC CAB608	137	JΖ	CI5	; IF SO, JUMP OUT OF LOOP
08AF 79	138	MOY	A, C	ELSE ROTATE INTO PARTIAL CHARACTER IN C
08B0 1F	139	RAR		; ACC HOLDS UPDATED CHARACTER
08B1 4F	149	MOV	C/ R	
08B2 90	141	MOP		; EQUALIZES COUT AND CIN LOOP TIMES
08B3 C39E08	142	JMP	CI3	
08B6 E1	143 CI5:	POP	Н	
08B7 FB	144	EI		
08B8 C9	145	RET		; CHARACTER COMPLETE
	146			
		******	******	**************************************
	148	TUE	Laurne	ORE to uses by the accepte threshops
	149 ;			ODE IS USED BY THE CASSETTE INTERFACE.
	150 ;			EO AND TAPEIN ARE USED RESPECTIVELY
	151 ;			CEIVE AN EIGHT BIT BYTE OF DATA. REGISTER C
2015	152 ;			IN EITHER CASE. REGISTERS A, B, &C ARE ALL DESTROYED.
0010	153 CYCNO	EQU IO FOU	16	TWICE THE NUMBER OF CYCLES PER TONE BURST
001E 	154 HALFCY	C EUU		DETERMINES TONE FREQUENCY

ISIS-	II 9080/8085	ASSEMBLER, V	1. 0	MODULE	PAGE 5
8085	SERIAL I/O N	OTE APPENDIX			
L00	0BJ	SEQ	SOURCE	STATEMENT	
001	б.	155 CKRATE	FOLL	22	SETS SAMPLE RATE
00F		156 LEADER		250	: NUMBER OF SUCCESIVE TONE BURSTS COMPRISING LEADER
99F		157 LDRCHK		250	: USED IN PLAYBK TO VERIFY PRESENCE OF LEADER
		158		200	TOSES IN FEMALE TO FEMALE PRESENCE OF ELIPER
		159 ; BLKRO	:D	OUTPUTS	A VERY LONG TONE BURST (<leader) td="" times<=""></leader)>
		160 ;			MAL BURST DURATION) TO ALLOW RECORDER ELECTRONICS
		161 ;			TO STABILIZE: THEN OUTPUTS THE REMAINDER OF THE
		162 ;			E PAGE POINTED TO BY (H). STARTING AT BYTE (L).
ASB	9 ØEFA	163 BLKRCD	· MUT		RISET UP LEADER BURST LENGTH
	B 3EC0	164	MVI		SET ACCUMULATOR TO RESULT IN TONE BURST
	D CDF008	165 BR1:			
	0 001 000 0 00	166	DCR	0	7001101 10142
	1 C2BD08	167	JNZ	BR1	SUSTAIN LEADER TONE
	4 AF	168	XRA	6	CLEAR ACCUMULATOR & OUTPUT SPACE, SO THAT
	5 CDF008	169	CALL	BURST	:\ START OF FIRST DATA BYTE CAN BE DETECTED
	8 4E	170 BR2:		C. M	GET DATA BYTE TO BE RECORDED
	o 46 9 CDD108	170 BRZ.	CALL	TAPEO	OUTPUT REGISTER C TO RECORDER
	0 20 0 20	171	INR	L	POINT TO NEXT BYTE
	C 20 D C2C808			_	AFUINT TO MEAT BITE
	0 C2C505	173 174	JNZ RET	BR2	AFTER BLOCK IS COMPLETE
600	8 67	175	REI		ANTIER BLOCK IS COMMETEE
		175			
			١	OUTDUTE	THE BYTE IN REGISTER C TO THE RECORDER.
		177 ; TAPE0	,		
000	4 53	178 ;	r. r	KEUISTE	RS A/B/C/D/&E ARE ALL USED.
	1 F3	179 TAPEO:			NAC USER OF COUNTERS BY SUSPONITIVE DUDGE
	2 D5 2 0000	180	PUSH	D	DAE USED AS COUNTERS BY SUBROUTINE BURST
	3 0609 5 05	181	MAI	B, 9	WILL RESULT IN 8 DATA BITS AND ONE STOP BIT
	5 AF	182 T01:	XRA	R o acou	CLEAR ACCUMULATOR
	6 3EC0	183	MVI	A, ØCØH	SET ACCUMULATOR TO CAUSE A TONE BURST
	8 CDF008	184	CALL.	BURST	MOUTE NEUT BOTO BYT THE CORBU
	B 79	185	MOY	R/C	; MOVE NEXT DATA BIT INTO THE CARRY
	C 1F	186	RAR	2.0	CORRULATED SECOND COR EMBRIE IN BURST BOUTTHE
	D 4F	187	MOA	C, A	CARRY WILL BECOME SOD ENABLE IN BURST ROUTINE
	E 3E01	188	MVI	A. 01H	SET BIT TO BE REPEATEDLY COMPLEMENTED IN BURST
	0 1F	189	RAR		
	1 1F	190	RAR	5	
	2 CDF008	191	CALL	BURST	OUTPUT EITHER A TONE OR A PAUSE
	5 AF	192	XRA	A	CLEAR ACCUMULATOR
	6 CDF008	193	CALL	BURST	: OUTPUT PAUSE
	9 05	194	DOR	8 704	DEDECT UNITE CUITE CANADISC
	A C2D508	195	JNZ	T01	REPERT UNTIL BYTE FINISHED
	D D1	196	POP	D	RESTORE STATUS AND RETURN
	E FB	197	EI		
68F	F 09	198	RET		
	0.1640	199		g	CET ANNUES OF THE ET
	0 1610	200 BURST:		es dycno	SET NUMBER OF CYCLES
	2 30	2 01 BU1:	SIM	-	COMPLEMENT SOD LINE IF SOD ENABLE BIT SET
	3 1E1E	202	MVI	E, HALFO	
	5 10	203 BU2:	DCR	E	REGULATE TONE FREQUENCY
	6 C2 F508	204	JNZ	BU2	
	9 EE80	205	XRI	86H	COMPLEMENT SOD DATA BIT IN ACCUMULATOR
	B 15 c cococo	206	OCR	D 504	CONTINUE UNITY DUDGE CON POLICY CON
	C C2F208	207	JNZ 	801 	CONTINUE UNTIL BURST (OR EQUIVILENT PAUSE) FINISHED

Sept Sept Source Statement Source Statement Sept Se		I 8080/8085 ERIAL I/O NO			0	MODULE	PAGE 6
289	L0C	0 B J	SEQ.	:	EOURCE S	TATEMENT	
210 PLAYBEK MAITS FOR THE LONG LEADER BURST TO ARRIVE, THEN CONTINUES	Ø8FF	C9			RET		
211 READING BYTES FROM THE RECORDER AND STORING THEM				. DL QUDV		HOTTE E	OD THE LONG LEADER GURET TO ORDING THEN CONTINUES
212							
243 CONTINUES UNTIL THE END OF THE CURRENT PAGE (1)=0FTH) IS REACHED. 8980 0EFA 214 PLAYEK: MYI							
8980 65FA					CONTINU		
B982 C02009	0900	0EFA					
0985 020009 216							
9999 C20209 218	0905	D20009	216				
090C CD1589 219 PB2:	9908	0 D	217		DCR	C	
090F 71	9909	C20209	218		JNZ	PB1	
0910 2C 221	09 0 C	CD1509	219	PB2:	CALL	TAPEIN	GET DATA BYTE FROM RECORDER
0911 C2009 222 JNZ	090F	71	229		YOM	M, C	STORE IN MEMORY
Page						_	
224 225 TAPEIN CASSETTE TAPE INPUT SUBROUTINE. READS ONE BYTE OF DATA 226 FROM THE RECORDER INTERFACE AND RETURNS WITH THE BYTE IN REGISTER C. 8915 6689 227 TAPEIN: MYI 8,9 READ EIGHT DATA BITS 8917 1600 228 TI1: MVI 0.00H CLEAR UP/DOWN COUNTER 60919 15 229 TI2: DCR D DECREMENT COUNTER EACH TIME ONE LEVEL IS READ 6910 DA1999 231 JC TI2 REPEAT IF STILL AT ONE LEVEL 15 READ 6920 CO3009 232 CALL BITIN BYTE ONE LEVEL 8111N 8920 DA1909 233 JC TI2 REPEAT IF STILL AT ONE LEVEL 8111N 80920 DA1909 235 CALL BITIN D INCREMENT COUNTER EACH TIME ZERO IS READ 80920 DA1909 235 CALL BITIN 80920 DA1909 236 JNC TI3 REPEAT EACH TIME ZERO IS READ 80920 DA1909 237 CALL BITIN 80920 DA1909 238 JNC TI3 REPEAT EACH TIME ZERO IS READ 80930 DA1909 238 JNC TI3 REPEAT EACH TIME ZERO IS READ 80930 DA1909 239 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 239 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 239 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 241 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 241 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 241 MOV A.D REPEAT EACH TIME ZERO IS READ 80930 DA1909 245 JNZ TI1 REPEAT UNTIL FULL BYTE ASSEMBLED 80930 DA1909 245 JNZ TI1 REPEAT UNTIL FULL BYTE ASSEMBLED 80930 DA1909 245 JNZ TI1 REPEAT UNTIL FULL BYTE ASSEMBLED 80930 DA1909 240 811: DCR E 80930 DA1909 240 811: DCR E						PB2	REPEAT FOR REST OF CURRENT PAGE
225 TAPEIN CASSETTE TAPE INPUT SUBROUTINE. READS ONE BYTE OF DATA 226 FROM THE RECORDER INTERFACE AND RETURNS WITH THE BYTE IN REGISTER C.	0914	69			RET		
226 FROM THE RECORDER INTERFACE AND RETURNS WITH THE BYTE IN REGISTER C.							
0915 0689 227 TAPEIN: MVI B,9 READ EIGHT DATA BITS 9917 1600 228 TI1: MVI D,00H CLEAR UP/DOWN COUNTER 0919 15 229 TI2: DCR D CDECREMENT COUNTER EACH TIME ONE LEVEL IS READ 0918 CD2009 230 CALL BITIN 0910 DA1909 231 JC TI2 REPEAT IF STILL AT ONE LEVEL 0920 CD3009 232 CALL BITIN 0923 DA1909 233 JC TI2 0926 14 234 TI3: INR D INCREMENT COUNTER EACH TIME ZERO IS READ 0927 CD3009 235 CALL BITIN 0928 D22609 236 JNC TI3 REPEAT EACH TIME ZERO IS READ 0920 D22609 237 CALL BITIN 0930 D22609 238 JNC TI3 REPEAT EACH TIME ZERO IS READ 0931 7A 239 MOV B,D 0933 7A 239 MOV B,D 0934 17 248 RAL MOVE COUNTER MOST SIGNIFICANT BIT INTO CARRY 0935 79 241 MOV B,C 0936 1F 242 RAR MOVE DATA BIT RECIEVED (CV) INTO BYTE REGISTER 0937 4F 243 MOV C,A 0938 05 244 DCR B 0939 05 246 RET 0940 C23F09 250 JNZ TI1 REPEAT UNTIL FULL BYTE ASSEMBLED 0941 C23F09 250 JNZ BI1 ILINIT INPUT SAMPLING RATE 0942 C9 251 RIM SAMPLE SID LINE 0944 17 252 RAL MOVE DATA INTO CY BIT 0945 C9 252 RET 254							
9917 1600	2245	2.525					
0919 15 229 T12:							
0910 003009 230						_	
0910 DA1909 231						-	DECKEMENT COUNTER EACH TIME ONE CEVEL 15 KCMD
0920 C03D09 232							- DEDEAT TE CTTILL AT AME LEVEL
0923 DA1909 233							/REFERT IF STILL HI ONE LEVEL
0926 14							
0927 C03009 235 CALL BITIN 0928 D22609 236 JNC TI3 ; REPEAT EACH TIME ZERO IS READ 0920 C03009 237 CALL BITIN 0930 D22609 238 JNC TI3 0933 7A 239 MOV A, D 0934 17 240 RAL ; MOVE COUNTER MOST SIGNIFICANT BIT INTO CARRY 0935 79 241 MOV A, C 0936 1F 242 RAR ; MOVE DATA BIT RECIEVED (CY) INTO BYTE REGISTER 0937 4F 243 MOV C, A 0938 05 244 DCR B 0939 C21709 245 JNZ TI1 ; REPEAT UNTIL FULL BYTE ASSEMBLED 0930 1616 248 BITIN: MVI E, CKRATE 093F 1D 249 BI1: DCR E 0940 C23F09 250 JNZ BI1 ; LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ; SAMPLE SID LINE 0945 C9 253 RET 254							: INCREMENT COUNTER EACH TIME ZERO IS READ
092A D22609 236						_	
0920 C03009 237							REPEAT EACH TIME ZERO IS READ
0930 D22609 238					CALL	BITIN	
0934 17	0930	D22609			JNC	TIB	
0935 79	0933	78	239		YOM	A, D	
0936 1F 242 RAR	0934	17	249		RAL		; MOVE COUNTER MOST SIGNIFICANT BIT INTO CARRY
0937 4F 243 MOV C/R 0938 05 244 DCR B 0939 C21709 245 JNZ TI1 :REPEAT UNTIL FULL BYTE ASSEMBLED 093C C9 246 RET 247 093D 1E16 248 BITIN: MVI E/CKRATE 093F 1D 249 BI1: DCR E 0940 C23F09 250 JNZ BI1 ;LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ;SAMPLE SID LINE 0944 17 252 RAL ;MOVE DATA INTO CY BIT 0945 C9 253 RET 254	0935	79				A, C	
0938 05 244 DCR B 0939 C21709 245 JNZ TI1 ; REPEAT UNTIL FULL BYTE ASSEMBLED 093C C9 246 RET 247 247 093D 1E16 248 BITIN: MVI E; CKRATE 093F 1D 249 BI1: DCR E 0940 C23F09 250 JNZ BI1 ; LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ; SAMPLE SID LINE 0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254							; MOVE DATA BIT RECIEVED (CY) INTO BYTE REGISTER
0930 C21709							
093C C9							PERCOT INITIA FULL PUTE OCCUPIES
247 093D 1E16						111	KEPEHI ONLIT FOLL BALE HOSEWRIEN
093D 1E16 248 BITIN: MVI E, CKRATE 093F 1D 249 BI1: DCR E 0940 C23F09 250 JNZ BI1 ; LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ; SAMPLE SID LINE 0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254	ผลงก	Ca			KEI		
093F 1D 249 BI1: DCR E 0940 C23F09 250 JNZ BI1 ; LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ; SAMPLE SID LINE 0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254	0020	4546			MUIT	E CVDOT	r
0940 C23F09 250 JNZ BI1 ; LIMIT INPUT SAMPLING RATE 0943 20 251 RIM ; SAMPLE SID LINE 0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254							L
0943 20 251 RIM ; SAMPLE SID LINE 0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254							: LIMIT INPUT SAMPLING PATE
0944 17 252 RAL ; MOVE DATA INTO CY BIT 0945 C9 253 RET 254						UII	
0945 C9 253 RET 254							
254							
			255		END		

PUBLIC SYMBOLS

ISIS-II 8080/8085 ASSEMBLER, V1.0 MODULE 8085 SERIAL I/O NOTE APPENDIX

PAGE 7

EXTERNAL SYMBOLS

USER SYMBOLS						
BI1 A 093F	BITIN A 093D	BITSI A 9009	BITSO A 000B	BITTIM A 2008	BLKRCD A 08B9	BR1 A 088D
BR2 A 0808	BRI1 A 081F	BRI3 A 0827	BRI4 A 0829	BRID A 081A	BU1 A 08F2	BU2 A 08F5
BURST A 08F0	CI1 A 088E	CI2 A 0896	CI3 A 089E	CI4 A 08A1	CI5 A 0886	CIN A 088A
CKRATE A 0016	CO1 A 086F	CO2 A 0876	COUT, A 0869	CRT1 A 0803	CRTTST A 0800	CYCNO A 0010
ECHO A 080C	HALFBI A 20CA	HALFCY A 001E	LDRCHK A 00FA	LEADER A 00FA	PB1 A 0902	PB2 A 090C
PLAYBK A 0900	S1 A 084A	SIGNON A 0847	STRNG A 0855	TAPEIN A 0915	TAPEO A 08D1	TI1 A 0917
TI2 A 0919	TI3 A 0926	T01 A 08D5				

ASSEMBLY COMPLETE, NO ERROR(S)

BIT 249# 258 230 222 235 227 248# BITSI 16# 120 15# 95 95 95 95 95 95 95 95 95 95 96 96 100 129 96 96 100 129 96 96 100 129 96 96 100 129 96 96 96 100 129 96 96 96 96 96 96 96 96 96 96 96 96 97 96 97
BITIN 215
BITSI 16# 120 BITSO 15# 95 BITTIM 13# 60 100 129 BLKRCD 163# BR1 165# 167 BR2 170# 173 BRI1 45# 47 BRI3 49# 55 BPI4 50# 51 BRI0 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 CO07 35 81 92# CRT1 26# 33 CRITST 25# CYCNO 153# 200 ECHO 20# 36 HALFEL 15# 200 ECHO 30# 36
BITSO 15# 95 BITTIM 13# 60 100 129 BLKRCD 163# BR1 165# 167 BR2 170# 173 BRI1 45# 47 BRI3 49# 555 BRI4 50# 51 BRID 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CKRRTE 155# 248 CO1 97# 110 CO2 101# 102 104 CO07 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFEI 14# 71 124
BITTIM 13# 60 100 129 BLKRC0 163# BR1 165# 167 BR2 170# 173 BRI1 45# 47 BRI3 49# 55 BRI4 50# 51 BRID 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFRI 14# 71 124
BLKRCD 163# BR1 165# 167 BR2 170# 173 BRI1 45# 47 BRI3 49# 55 BRI4 50# 51 BRID 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRRTE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRTST 25# CYCNO 153# 200 ECHO 30# 36 HHLFEI 14# 71 124
BR1 165# 167 BR2 170# 173 BRI1 45# 47 BRI3 49# 55 BRI4 50# 51 BRID 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1ST 25# CYCNO 153# 200 ECHO 30# 36 HALFEI 14# 71 124
BR2 170# 173 BRI1 45# 47 BRI3 49# 55 BRI4 50# 51 BRID 28 42# 44 BU1 201# 207 BU2 203# 204 204 BURST 165 169 184 191 193 200# CI1 121# 123 200# 201# 201# 201# 200# CI2 125# 126 128 200# 201#
BRI1
BRI3
BRIO 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRRTE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFEI 14# 71 124
BRID 28 42# 44 BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
BU1 201# 207 BU2 203# 204 BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CKRATE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
BURST 165 169 184 191 193 200# CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CI1 121# 123 CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CI2 125# 126 128 CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CI3 129# 142 CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CI4 130# 131 133 CI5 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CIS 137 143# CIN 30 118# CKRATE 155# 248 CO1 97# 110 CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CIN 30 118# CKRATE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CKRATE 155# 248 C01 97# 110 C02 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
C01 97# 110 C02 101# 102 104 C0UT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CO2 101# 102 104 COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
COUT 35 81 92# CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CRT1 26# 33 CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CRTTST 25# CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
CYCNO 153# 200 ECHO 30# 36 HALFBI 14# 71 124
ECHO 30# 36 HALFBI 14# 71 124
HALFBI 14# 71 124
TRILLICE 1578 606
LDRCHK 157# 214
LEADER 156# 163
PB1 215# 218
PB2 219# 222
PLAYBK 214# 216
51 77 # 83
SIGNON 29 76#
STRNG 76 85#
TAPEIN 219 227#
TAPE0 171 179#
TI1 228# 245
TI2 229# 231 233
TI3 234# 236 238
T01 182 # 195

CROSS REFERENCE COMPLETE

Related Intel Publications

"8085 Microcomputer Systems User's Manual"
"8080/8085 Assembly Language Programming Manual"

The material in this Application Note is for informational purposes only and is subject to change without notice. Intel Corporation has made an effort to verify that the material in this document is correct. However, Intel Corporation does not assume any responsibility for errors that may appear in this document.

The following are trademarks of Intel Corporation and may be used only to describe Intel Products:

MCS SDK-85 ICE-85